Introduction
Uncovering the nature of the information content carried by light rays that allow humans to "see" is a fundamental question that has been tackled by Leonardo da Vinci himself, who provided the following clue: "Every body in the light and the shade fills the surrounding air with infinite images of itself; and these, by infinite pyramids diffused in the air, represent this body throughout space and on every side." [1] . With this description of the radiant pyramid [2] Leonardo strikingly determined that light rays originating from objects surfaces are filling the 3-D space without interference and outside the definition of an observer, i.e. light information exists prior to its measurement. More recently, Bergen and Adelson mathematically studied this principle in their original paper [2] . They define the concept of plenoptic function L( q, ω, t, λ), that is, the function that represents the intensity (or radiance) that a perfect observer inside a given 3-D scene would record at any position q, direction ω, time t and wavelength λ.
In this paper, one (grayscale image) or three (color image) wavelength channels are considered, and time t is omitted assuming static scene observation. With this very general definition, recovering an arbitrary view of the world from a set of positions and orientations can be understood as sampling the plenoptic function L. Similarly, each sample of L corresponds to parameterizing the intensity of light rays flowing to a point in space and from all directions. The full plenoptic function contains all the information about the observed scene. For instance, the depth Z( q, ω) of the scene from the point q in the direction ω can be computed from L since, by triangulation [3] :
A relationship between the derivatives of the plenoptic function is obtained by linearizing the expression above, assuming the depth sufficiently large :
where ∇ u stands for the gradient in the corresponding coordinates u. The system presented in this paper must be thought of as a plenoptic sampler, which is illustrated by showing that the system parameterizes and interpolates light rays to reconstruct L( q, ω) for all positions q inside a bounded volume of space, i.e., from many different viewpoints. Also notice that the authors in [3] classify different kinds of visual sensors according to their ability to deduce the egomotion of an observer with the recorded vision of the scene. They conclude that the perfect visual sensor should be both polydioptric and omnidirectional, which are the defining properties of the camera presented in this paper.
The very efficient visual system of flying insects has provided early inspiration for the presented hardware vision system. The common fly has two faceted eyes that provide it with omnidirectional vision, egomotion and depth estimations. Each of the fly faceted eye is an omnidirectional vision system composed of several thousands of rudimentary image sensors called ommatidias [4] .
Mimicking the faceted eye's concept, an omnidirectional camera realized by layering CMOS image sensors over the surface of a spherical structure is proposed. This intelligent image acquisition system is named Panoptic, and has two distinguishable features. First it is an omnidirectional camera, which is able to record light information from any direction around its center. Second it is a polydioptric system where each CMOS facet consists of a CMOS camera with a distinct focal plane; hence the whole system is a multiple aperture camera.
Early attempts in fabricating omnidirectional vision (with a single focal point) are based on regular sensors capturing the image formed on a parabolic mirror [5] . Conversely, non-omnidirectional cameras still recording plenoptic (multi focal) information have been developed for almost 10 years using a lenticular array placed above a sensor plane [6] . An alternate solution has been proposed in [7] , where a number of commercial cameras are placed in orbital plane, enabling the post processing reconstruction of a panoramic image used as an omnidirectional vision turret for robotic applications. Along the same lines, a large size stereoscopic omnidirectional camera prototype using commercial camera components is presented in [8] . Recently, two attempts in miniaturizing the omnidirectional vision system have been made, specially using microfabrication technologies into mimicking the insect compound eye [9] , [10] .
Solutions which have been proposed so far to realize omnidirectional vision suffer from various flaws which harm their practicality and effectiveness. Most of the proposed systems involve bulky or heterogeneous hardware, in the form of computers and/or laser-based distance measurement systems prohibiting actual portability, three-dimensional mirrors which are very delicate to manipulate, may cause local image distortion due to a complex and difficult to guarantee fabrication process as well as misalignment with the imager. Alternatively, the attempts to realize micrometer size omnidirectional vision mainly focus on the vision system, where the data communication and image processing is not considered. In this work, a solution solving these issues is proposed by applying a system-level consideration of omnidirectional vision acquisition and subsequent image processing.
The major design effort that is applied in the development of the Panoptic camera relates to its inspiration from biology, and is derived into the following four working hypotheses, namely, i) integration of the vision acquisition and processing; the unique data acquisition system consists of identical image sensors, all of which are integrated into a compact system whose major mechanical limits is dictated by the size of the sensors and processing electronics and their interconnectivity; moreover, targeted applications only need data capture from the aforementioned image sensors, i.e., excluding the usage of any additional sensor such as distance sensor, etc. ii) scalability of the system; various incarnations of the camera are envisioned, and the design must be scalable by construction; iii) individual cameras with low (or limited) resolution; a Panoptic camera consisting of a large number of image sensors, each with low resolution is the favored design, in contrast with a solution consisting of few high-resolution image sensors; iv) real-time operation is a necessity in the image capture stage as well as in an embedded early image processing stage.
This paper is structured as follows. The geometrical arrangement and the physical realization of the Panoptic camera are presented in Section 2. Section 3 theoretically demonstrates the omnidirectional sensing capability of the device by describing how to construct a virtual omnidirectional image for an observer located inside the Panoptic hemisphere. A global description of the whole Panoptic device, its viewing coverage and its minimal Fullview Coverage Distance are presented in Section 4. The analysis method is general, and can be used in the analyses of similar omnidirectional cameras which differ by the locations of the individual imagers. The architecture of the hardware platform in charge of image reconstruction and processing is presented in Section 5. Section 6 discusses the detail of its constituting hardware blocks, as well as the hardware implementation of the image processing algorithms into these blocks. Section 7 briefly addresses the calibration requirement of the Panoptic device. Several omnidirectional image reconstructions at different virtual observer location are finally presented and analyzed in Section 8 before to conclude in Section 9.
The Panoptic Camera Configuration
The physical realization of the omnidirectional image sensor consists of the layering of CMOS imagers on the surface of a hemisphere such that each imagers points into a determined and distinct direction.
Hemispheric Arrangement
The locations of CMOS imagers on the surface of a hemisphere follows a general coverage method of the hemisphere surface with area constant circular faces, each representing the area occupied by one camera, its package and embedded connectivity. In order to define the spherical coordinate of each sensor location, the hemispherical surface of a unit sphere is divided into N flo +1 latitude floors. All circular faces located on a floor have the same latitude angle. The top most floor located on the North pole of the hemisphere only contains one circular face. The latitude angle θ n of the n th floor (0 ≤ n ≤ N flo ) is obtained from:
where α 0 is the radius of the circular face on the unit sphere such that θ N flo = π 2 − α 0 . Scaling this sphere allows to match α 0 with the true (half) width of each CMOS imager.
The centers (θ n , φ n,j ) of the circular faces located on each latitude floor are evenly positioned according to
with 0 ≤ j < N n and N n determined such that ∆φ n is greater than the longitudinal angle occupied by one face. According to the sine formula for spherical trigonometry [11] , this last angle is given by 2 arcsin sin α0
sin θn , and for n > 0,
Hence, the total number of centers which equals the total number of cameras in the Panoptic device, is given by N cam = N flo n=0 N n . For instance, for N flo = 0, 1, 2 and 3, N cam = 1, 6, 15 and 29, respectively.
In the following, the face centers are labeled with a single index 0 ≤ i < N cam , so that each center is associated to the spherical coordinates c i = (θ i , φ i ), with i = 0 assigned to the North pole, and the mapping i = i(n, j) = n N n−1 + j for 0 < n ≤ N flo and 0 ≤ j < N n .
As an example, Fig. 1 depicts the hemispherical structure with seven floors (N flo = 6). The 7-floor hemispherical structure contains N cam = 104 circular faces.
In parallel with the spherical coordinates of the camera centers, their corresponding expression in the 3-D coordinate system ( x, y, z) centered on the hemisphere center is utilized, where z is identified with the vertical direction of the device, that is, z points toward the hemisphere North pole.
In this case, the 3-D coordinate c i (distinguished by a vectorial notation) of the i th camera center
where r ⊙ stands for the radius of the Panoptic hemisphere.
Camera Orientations
Camera positions on the Panoptic device are identified with their respective camera focal points, that is, the i th camera is centered on c i = (θ i , φ i ).
In addition to its location, each camera c i is also characterized by three vectors: the "target" direction t i pointing in the camera line of sight (focus direction), the "up" direction u i providing the vertical direction in the pixel representation of the camera, and a vector v i orthogonal to the two first, that is, the horizontal direction in the pixel domain. The vectors u i and v i vector form an orthogonal referential for the pixel coordinates of each camera.
Given the positioning scheme defined in Section 2.1, each camera c i (for 1 ≤ i < N cam ) is oriented so that, first, the target direction is normal to the sphere surface, that is, t i = c i , and second, the vectors u and v are aligned, respectively with the tangential vectors e φ,i = ( z∧ c i )/ sin θ i and e θ,i = c i ∧ e φ to the sphere at c i (with ∧ the common vectorial product between two vectors). For the North pole camera c 0 , { t 0 , u 0 , v 0 } = { z, x, y} is selected.
Explicitly, considering the aforementioned placement of the cameras on the hemisphere structure of the Panoptic device, the three unit vectors of the Fig. 4(b) . The u vectors are facing upwards to the North pole for each camera and the v vectors are pointing in the counterclockwise direction of the polar angle.
Intrinsic Camera Parameters
Additional important parameters characterize the intrinsic camera properties, in addition to the location and to the orientations of each camera in the Panoptic device. Since the Panoptic device is made of a collection of identical imagers, these parameters are assumed to be identical for each camera.
The main intrinsic parameters are the focal length, denoted by f L > 0, the angle-of-view (AOV) α > 0, and the resolution of the camera, that is, the size I h × I w of the pixel grid.
According to a pinhole camera model [12] , the focal length controls the mapping between light ray direction and pixel coordinates, while the AOV de- termines the limit angle around its target direction (line-of-sight) beyond which the camera is unable to record light. The camera AOV strictly depends on the direction, since the field-of-view is rectangular. However, explanations are simplified by associating the AOV to the minimum angle-of-view disregarding the observation direction (vertical, diagonal or horizontal).
Physical Realization
A custom Panoptic camera prototype was built using a classical digital machining of an aluminum structure, and polyvinyl chloride (PVC) camera holders. The location of the cameras is based on the circular positions of the hemisphere structure shown in Fig. 1 . The fabricated Panoptic camera is shown in Fig. 2 . The diameter of the hemisphere is 2 r ⊙ = 129mm. The fabricated hemisphere structure is placed over a circular printed circuit board which provides access to embedded imagers through flexible wire connections.
The camera module utilized in the built panoptic prototype is PixelPlus PO4010N single chip CIF 368×304 pixels (with an effective resolution of 352×288) camera. The diagonal, vertical and horizontal angle-of-view are equal to 72.3, 66 and 68 degrees, respectively. Hence, α = 66 π/180 is assumed. The effective focal length is f L = 1.27mm.
Omnidirectional Vision Construction
Ideally, an omnidirectional view could be obtained by projecting light rays onto a spherical or hemispherical image sensor. Currently available silicon fabrication technologies do not enable the systematic placement of photodiodes over a spherical structure. It is show in this section that the Panoptic camera can be used to emulate the omnidirectional vision of a virtual observer located anywhere inside the hemisphere by combining the information collected by each camera.
The fundamental method used in this processing is an interpolation of light information in the light ray space domain (or light field [13] ). Constructing an omnidirectional view on a point inside the hemisphere corresponds to estimating the intensity value of all light rays in the 3-D scene that would cross the observer location point for all directions. This processing combines the available data recorded by the Panoptic imagers, and takes advantage of all the light rays crossing all the imager focal points in all the directions present in the imager angle-of-view (AOV). In this operation, the polydioptric organization of the imagers over the hemispherical structure is mandatory to collect a sufficient amount of light rays, in order to obtain a fine sampling of the light field domain [13, 14, 15] .
In this construction process, the omnidirectional view on a discretized sphere S d of directions is estimated 1 . The surface of this sphere is pixelized into an equiangular grid with N θ latitudes and N φ longitudes. An example of a pixelized sphere surface with sixteen spherical pixels for N φ and N θ is shown in Fig. 3 . The direction of each pixel in the omnidirectional view is identified by the unit vector ω ∈ S d or by the spherical coordinates ω = (θ ω , φ ω ).
The construction of the virtual omnidirectional view L( q, ω) ∈ R located on q for each omnidirectional pixel in direction ω is performed in two algorithmic steps. First, all cameras participating to the construction, i.e., having ω in their AOV, are determined. Since ω does not necessarily belong to each camera pixel grid, a first level of interpolation is required to obtain the light intensity in that direction for each contributing camera. Second, an additional interpolation is performed in the space of light rays given by the direction ω and passing through the camera origins. The aim is to estimate the intensity of a parallel light ray crossing the virtual camera center from these light rays. For the sake of simplicity, it is assumed that this center is localized in the hemisphere center, that is, q = 0, but the same developments can be generalized to any other observation point. Following shorthand is used L( ω) = L(0, ω).
First Algorithmic Step
Given the direction ω ∈ S d where the intensity L( ω) of the virtual view must be estimated, determining the cameras having ω in their AOV amounts to determine all the camera index 0 ≤ i < N cam such that
where α is the camera AOV. The angle between ω and t i is controlled to be smaller than α 2 . Fig. 5(a) illustrates an example of selecting the contributing cameras for a typical pixel direction ω in a Panoptic device. The edges of the contributing camera faces are bold in Fig. 5(a) . The number of contributing cameras is seventeen in this example. Fig. 5 (a) and (b) will be used as a referring example in the continuation of this Section.
Having found the contributing cameras, the next step consists in translating the direction ω in pixel coordinates of these cameras.
Using the pinhole camera model [12] , the contributing two dimensional position (x ui , x vi ) on the i th camera image plane (which is identified by coordinate unit vectors u i and v i ) is expressed as:
where f L represents the camera focal length in (8) .
As an example, the contributing positions of an assumed dot on the image frames of the contributing cameras in Fig The contributing position on the image frame of each contributing camera is likely not to coincide with an exact pixel location of a camera image frame. The light intensity of the contributing position is the desired quantity. The light intensity of the contributing position can be estimated by the light intensity of the nearest actual pixel location to the contributing position. An alternate method consists of using interpolation among light intensities of the actual neighboring pixels of the contributing position. A detail discussion of these techniques is beyond the scope of this study, and the reader is referred to related literature [17] .
As a final result, the first algorithmic step estimates the values L( ω; c i ) for each contributing camera i satisfying (7), which is the intensity of all light rays parallel to ω as recorded by these cameras. 
Second Algorithmic Step
Having obtained the intensity L( c i , ω) of all the contributing cameras i in direction ω, a second algorithmic step is required in order to acquire the final intensity L( ω) for the virtual omnidirectional vision on the hemisphere center.
Assuming that the light intensity remains constant on the trajectory of any light ray (constant light flux -CLF -assumption), i.e., L( q, ω) = L( q + λ ω, ω) for any λ ∈ R, the orthographic plane is defined such that for a given direction ω, light ray intensity only varies in the plane perpendicular to ω.
The orthographic plane is indicated as the " ω-plane" for the direction ω in Fig. 6 (a). For clarity, Fig. 6 (a) is redrawn with a change of point of view in Fig. 6(b) . Following the CLF assumption, the ω-plane can be considered crossing the virtual camera center, which is the center of the sphere in our simplified analysis. The sphere center is marked by a bold point in Fig. 6 (a) and (b). The light rays of direction ω recorded by each contributing camera intersect the ω-plane in points that are the projection of the camera focal points on this plane.
The projected points of the contributing camera positions in ω onto the ω are highlighted by hollow points in Fig. 6 (a) and (b). Following the CLF assumption, each projected camera position P ci on the planar surface is assigned an intensity value L( c i , ω) ( Fig. 6(b) ).
As an example, the camera indicated as A of position c A in Fig. 5 (b) contributes in direction ω. The contributing pixel position on the image frame of the camera A is denoted as A ω in Fig. 5(b) . The projection of the camera center c A onto the ω-plane is indicated as P A in Fig. 6 (a) and (b). The position P A = P cA on the ω-plane is assigned the intensity value I A = L( c A , ω) ( Fig. 6(b) ). The intensity value I A is the light intensity observed by the pixel position A ω of the image fram of camera A ( Fig. 5(b) ). The same process is applied to the sixteen other participating cameras.
For the seventeen intensity values in our illustration, the intensity value which is observed into direction ω can be estimated by the aggregate participating cameras through a two-dimensional interpolation, i.e., using an algorithmic aggregate of the seventeen intensity values, or a subset of them to extract one unique intensity value. The easiest interpolation scheme amounts to assign the intensity of the nearest neighboring position to the spherical center ω-plane as the intensity observed by the spherical center itself.
Complex interpolation techniques for the aforementioned purpose exist but the discussion of the latter techniques is beyond the scope of this work and the reader is referred to [17] for more details.
Sections 5 and 6 focus on the introduction of the platform designed for the emulation of the Panoptic camera and the implementation of the omnidirectional vision construction algorithm on this platform.
Virtual View Construction at Any Location
In order to construct the spherical omnidirectional view scene, the intensity of the center of sphere in all ω directions must be derived following the two algorithmic step method presented in this Section. Generalization of the omnidirectional view construction to any observing point located inside the hemisphere is straight forward. This is conducted by projecting the virtual observing point inside the hemisphere on the orthographic ω-plane, and estimating the light intensity on its projected location through a two-dimensional interpolation rather than the center point of the hemisphere.
Panoptic Camera Coverage Analysis
In this Section, a systematic approach is presented for analyzing the capabilities and the limitations of the Panoptic device when used as a omnidirectional imager. Although the approach is demonstrated for a Panoptic device with the specific camera positioning scheme defined by (3) and (4), the presented method is equally applicable to other camera positioning schemes and any number of cameras as well.
As presented in Section 3 and since the Panoptic device is polydioptric, the omnidirectional view of a virtual observer located in any point inside the hemisphere can be estimated. However, the construction of an omnidirectional view using the Panoptic camera requires that all the AOVs of the cameras positioned on the hemispherical structure cover the surrounding environment of the hemisphere.
Therefore in Section 4.2 the Full-view Coverage Distance (FCD) of the Panoptic device is introduced in order to express the minimal distance which enables the Panoptic device to sample a fully covered omnidirectional view. This distance should be as close as possible to the hemisphere radius, as it is the case for an ideal hemispherical image sensor. However, the FCD is actually larger for the Panoptic device, and this distance depends on the number of cameras covering the hemisphere, 
Panoptic Camera Voronoi Diagram
In order to emulate an ideal hemispherical image sensor with the Panoptic device, each pixel, or each direction of the virtual spherical image sensor must be observable by at least one camera of the Panoptic device. In order to easily characterize this criterion, the surface of the Panoptic device hemisphere is partitioned in a set of cells centered on the camera locations. Each cell is defined as the set of all points on the hemisphere which are closer to the camera location contained in the cell than to any other camera positions. The boundaries of the cells are determined by the points equidistant to two nearest sites, and the cell corners (or nodes) to at least three nearest sites. This particular partitioning falls into the category of a well established geometry concept known as Voronoi diagram (or Voronoi tessellation) [18] , which is applied on a spherical surface. Many standard algorithms exist for generating a Voronoi diagram [19] .
If the virtual view to be reconstructed is centered on the hemisphere center ( q = 0 in Section 3), each point on the Panoptic hemisphere can be identified with a particular direction of the virtual view. Hence, each pixel intensity of the virtual view depends on the intensity recorded by the camera residing in its respective Voronoi cell, at least.
The radius of a cell is defined as the distance of the farthest point to the cell center (or site). Therefore, considering the largest cell (in term of radius), its farthest point is also the direction of the virtual view that is the less "covered" by the Panoptic cameras. Let us denote this last covering point is denoted as ω LCP .
As an illustration, the Voronoi diagram of the hemisphere structure of Fig. 1 is depicted in Fig. 7 . Each Voronoi cell which has the form of a spherical convex polygon encompasses a Voronoi site corresponding to one camera center position. The Voronoi nodes are indicated on the vertex of Voronoi cells with circles in Fig. 7 . The segments of the largest Voronoi cell which contains the last covering point are shown with bold lines in Fig. 7(b) . The last covering point ω LCP is highlighted with a bold circle in Fig. 7(b) . Fig. 7 reveals that the Voronoi sites positioning provided by (3) and (4) does not yield a symmetric Voronoi diagram with identical Voronoi cells. In general, a symmetric Voronoi diagram on a spherical surface is not achievable [19] . Positioning schemes exist which yield a close-to-symmetry Voronoi diagram for a spherical surface. Nevertheless, the positioning scheme defined by (3) and (4) enables the inclusion of a constant radius disk representing the occupation of a camera.
Panoptic Camera Full-View Coverage Distance
The construction of a virtual omnidirectional view from the Panoptic data requires that each pixel (direction) of the omnidirectional vision be observed by at least one of the cameras of the Panoptic device (Section 3).
This has an impact on the minimal distance be- low which a punctual object is not observable by the panoptic device under all circumstances. By modeling each camera in its simple form as pinhole camera [12] with an isotropic angle-of-view (as shown in an example in Fig. 8(a) ), a close form expression of this distance is derived. The minimal distance R to the hemisphere center o at which a (punctual) object starts to be observed by one camera (located on the North pole for the sake of clarity) when this object makes an angle β with the camera location c is first derived (Fig. 8(b) ). Using trigonometric relations pertaining to the triangle formed by o, c and the object location yields:
where r ⊙ is the Panoptic hemisphere radius, α the camera AOV and β assumed smaller than α/2, that is,
Since the latter experssion is not dependent on the camera location, it is valid for any camera provided that β measures the angle between the object and the camera center.
When the distance R tends to infinity in the previous expression:
the value of β tends to α 2 . Hence, a point of interest for the spherical scene construction can only be seen by a camera if the angle between the radial vector of its position and that of the center position of the target camera is less than half of the camera AOV.
Two important quantities characterizing the Panoptic device configuration are derived using expressions (9) (10).
First, the minimal AOV that any camera must have to guarantee that any object at an infinite distance be observed by at least one camera is derived. In Section 4.1, the Voronoi diagram of the Panoptic camera arrangement provides the last covering point ω LCP , that is, the direction which is the farthest to any camera location on the sphere of the Panoptic device. Denoting β max the angle between ω LCP and its closest camera center, the minimum AOV which is required for a Panoptic device is obtained using the asymptotic behavior (10),
Second, the Full-view Coverage Distance (FCD) of the Panoptic device (normalized to the case r ⊙ = 1) is obtained utilizing (9) through (12) choosing α > α min as the AOV for the cameras of the Panoptic device and assuming that all the cameras are identical.
The last column in Table 1 , named α min , contains the calculated value of the minimum required AOV for the cameras of the Panoptic device with N flo +1 latitude floors and a unit radius. The second and third columns of Table 1 include the positions of the cameras for the observation of the last covering points and the last covering points positions respectively.
The minimum AOV required for full coverage versus the number of latitude floors is presented in Fig. 9(a) . As the number of latitude floors increase, which is equivalent to increasing the number of cameras, the minimum required AOV for full-view coverage decreases ( Fig. 9(a) ). A tradeoff between the minimum required AOV α min and the number of cameras positioned on the Panoptic device is hence observed.
The full-view coverage distance R FCD for several Panoptic devices with N flo +1 latitude floors versus the AOV of the cameras are depicted in Fig. 9(b) . As the number of latitude floors increase and hence the number of cameras, identical full-view coverage distance is reached at smaller AOVs. A similar trend is observed for all Panoptic devices, as the AOV of their cameras increase their full-view coverage distance decrease.
The minimum full-view coverage is obtained if α = 180
• = π, which corresponds to a Fish-Eye camera AOV. In that case, the minimum FCD is: 
FPGA Development Platform
The Panoptic system is designed with the aim of having its own custom ASIC imagers with integrated intra and inter imager signal processing features and integrated signal processing ASIC cores dedicated for omnidirectional imaging and its applications. As a priori for the aforementioned purpose, a hardware emulation platform has been designed and developed based on Field Programmable Gate Array (FPGA) for the practice of implementing, containing the Panoptic device and its applications in a real-time environment, and qualifying it for an ASIC solution.
A FPGA based system which supports a Panoptic camera with up to 100 imagers generating 16 bit common intermediate format (i.e., CIF 352×288 pixels) images at 25 frame per second rate is devised. This system receives an aggregate bit rate of 3.8 Gb/s.
Prior to the development of the system, a careful feasibility study has been carried out, focusing on the system level required hardware specifications in terms of image acquisition rate, data transmission bandwidths, image processing rate, memory bandwidth and capacity, required level of architectural parallelism, FPGA pin count, connectivity, which conducted to the development of a layered system architecture, shown in Fig. 10(a) .
The system consists of four layers, i) layer A: 100 imagers with programmable resolution, up to CIF, ii) layer B: five concentrator FPGAs, handling local image processing over 20 imagers in parallel, each, iii) layer C: one central FPGA which processes the final omnidirectional image construction, based on data transmitted in parallel from the concentrators, iv) layer D: a PC is in charge of the applicative layer consisting of displaying the operation results transmitted from the central FPGA. The PC is not a mandatory block in the system which is autonomous; it is only used to display results in the prototype implementation. In the final application embedding the Panoptic camera, real time display capability or data communication capabilities shall be provided.
Concentrator FPGA
An FPGA board has been designed utilizing Xilinx Virtex5 XC5VLX50-1FF1153C as the concentrator FPGA module. Each concentrator FPGA board supports up to 20 imagers with 16 input/output lines, each. The concentrator FPGA board contains two zero bus turn around (ZBT) SRAMs with minimum capacity to hold twenty 16-bit color images with CIF frame size, and an operating bandwidth of 166 MHz. High-speed LVDS connections are provided for the concentrator FPGA board as a mean for data and control signal communication with the central FPGA module.
The architecture of the concentrator FPGA system is depicted in Fig. 10(b) . The concentrator FPGA consists of five blocks. The arrow lines depicted in Fig. 10(b) demonstrate the image data flow inside the concentrator FPGA. Image data originating from the cameras enters the concentrator FPGA via the camera channel input block. The data transmit multiplexer block multiplexes the 20 input camera channels and passes the timed multiplexed data to the memory controller block. The memory controller block stores the incoming image frame data from the 20 cameras inside one of the SRAMs; at the same time it also retrieves the previously stored images from the other SRAM and hands it over to the image processing and application unit block. The SRAMs swap their role (i.e., one being written and one being read) each time a new image frame data is fully received. The image processing and application unit block is in charge of anticipated signal processing. In addition, some basic functionalities such as real-time single-channel image capture, simultaneous capture of twenty images, single-channel video display, etc are also considered for this block. The image processing and application unit block hands over its processed image data to the data link and control unit block. The data link and control unit block is in charge of transmitting the processed image data to the central FPGA module and servicing the control data requests received from the central FPGA module. To support the programmability feature of the cameras, a camera control block is also considered. The central FPGA can access this block through the data link and control unit block.
Concentrator FPGA Performance
The concentrator FPGA functionality is categorized into two major tasks, regarding the captured image data. One is related to the multiplexing of the camera input channels and the other to the image processing application. Each of these operations imposes a minimum performance limit to the concentrator FPGA. The maximum of the two is considered as the minimum performance limit of the concentrator FPGA.
The concentrator FPGA must multiplex the incoming image data from 20 cameras. The cameras output their image data on a per-line basis, assuming the synchronization of all the 20 cameras connected to the concentrator FPGA. The concentrator FPGA first captures the incoming line from all the 20 cameras. While receiving the next line from the cameras, the concentrator FPGA also transmits the multiplexed version of the received previous line to one of the SRAMs. Thus the amount of time taken by the concentrator FPGA to transmit the multiplexed version of the received image data lines must be equal or less than the amount of time it takes for a single camera (assuming all the cameras to be the same) to transmit one line of image data. In mathematical form, this is expressed as:
In (14), I w represents the frame width of the image, F fpga the concentrator FPGA clock frequency, N cam the number of cameras interfaced to the concentrator FPGA, C w the cameras frame width and F cam the rate at which the cameras transmit their pixel data to the outside world. The first minimum required performance of the concentrator FPGA is obtained by solving the inequality:
Another performance criterion reflects the amount of time a concentrator FPGA spends to conduct an image processing application. Irrespective of the type of the application, the real-time feature of the system requires that the image processing time be less than or equal to the amount of time a single camera spends to generate one full frame. The amount of time needed for a typical camera to generate one full frame is obtained from the frame rate. Hence the second performance requirement is obtained from
where f ps is the camera frame per second rate, and T pc is the image processing application process time. The value of T pc is dependent on the concentrator FPGA operating clock frequency F fpga and the architecture designed to conduct the image processing.
Concentrator FPGA implementation
The proposed architecture with only basic functionality support for its image processing and application unit block has been implemented and functionally confirmed on the concentrator FPGA. The latter concentrator FPGA must support 20 CIF imagers with a frame rate of 25 per second, translating to an aggregate bit rate of 0.75 Gb/s. The imagers frame width is 464 pixels and their required operating frequency to produce a 25 frame per second output is 7.5 MHz. The minimum required operating frequency to support the multiplexing stage is derived using (15) at 114 MHz. The maximum operating frequency estimated by Xilinx Synthesis Tool (i.e., XST) for this architecture is 212 MHz. Table 2 summarizes the device utilization for the concentrator FPGA. 65% of logic resources and 80% of the allocated memory blocks remains free for further development of the image processing and application unit block.
Central FPGA
The main task devoted to the central FPGA consists of receiving data processed by the concentrator FPGAs, apply the final image processing stage, and transfer the final results to a PC through a USB link for displaying. The central FPGA board has been Figure 11 : (a) camera module interface, (b) camera frame developed based on the concentrator board architecture, thus forming a modular system. The performance requirement of the central FPGA module depends on the rate of the processed data which it receives from the concentrator FPGAs and the maximum local processing time (which is essentially expressed as (16)) needed to conduct the final image processing stage.
Hardware Implementation
This Section elaborates the hardware design of the architectural blocks presented in Fig. 10(b) . For the purpose of clarity and demonstration of the scalability of the system, the hardware design concept is primarily elaborated for a single FPGA board with 20 camera support, assuming that one single FPGA board acts as concentrator and central FPGA at the same time. A methodology is presented to scale the design on multiple FPGA boards to support higher number cameras for the Panoptic system.
Camera Input Channel Block
The camera input channel block is in charge of interfacing the camera modules of the Panoptic system with the FPGA. A camera module is a packaged camera with an embedded lens and an external connector interface. The interface block diagram of the camera module is shown in Fig. 11(a) .
The master clock and the system reset of the camera module are denoted as CLK and RST respectively in Fig. 11(a) . The camera module enters the power standby mode by activating the STDBY input. A two wire serial interface (i.e., I 2 C) is available for writing and reading the internal register settings of the camera module. The serial interface data and clock buses are denoted SDAT and SCLK respectively. The PDAT is the 8 bit pixel data output of the camera module. The PCLK is the pixel clock output of the camera module. The PDAT can be latched by external devices (FPGA in our case) at the rising or falling edge of PCLK. The polarity of the PCLK can be controlled. The VSYNC outputs the vertical synchronization pulse which indicates the start of a new frame. The HSYNC outputs the horizontal synchronization pulse. The HSYNC is active for the horizontal window of interest.
The frame of the camera module has a rectangular geometry with C h pixel rows and C w pixel columns. A portion of camera frame pixels are effective image pixels. The effective pixels constitute the image capture window of the camera. The image window of a camera frame has I h pixel rows and I w pixel columns. A conceptual camera frame is depicted in Fig. 11(b) . Standard image window sizes (i.e., I w × I h pixels) are available for camera modules such as VGA (i.e., 640×320), QVGA (i.e., 320×240) and CIF (i.e., 352×280). The frame sizes of C w and C h are camera-dependent and vary from one camera model to another camera model. The camera module used in the presented Panoptic device is a PixelPlus PO4010N single chip CIF camera. This camera has a frame size of 464×324 (i.e., C w × C h pixels).
In the PO4010N camera module, pixel scanning starts from the top right corner of the camera frame and proceeds row by row downward; for each line, the scan direction is from right to the left. The VSYNC signal indicates the start of the image window region. The HSYNC signal indicates whether the output pixel data belongs to the image window region or not. The timing diagram of HSYNC with respect to VSYNC is provided in Fig. 12(a) . The timing diagram of the output pixel data with respect to the camera module pixel clock, master clock and horizontal synchronization strobe is provided in Fig. 12(b) . The activity of the HSYNC and VSYNC strobes in Fig. 12(a) and Fig. 12(b) are assumed high.
The PO4010N camera supports an 8 bit mono color (i.e., grayscale) and several 16 bit color formats such as RGB565 and RGB Bayer for the presentation of the pixel data. The frame generation rate (i.e., f ps ) of the camera module is directly con- trolled by the master clock rate (i.e., F mclk ). The frame rate of the camera module is derived from
where F mclk stands for the frequency rate of the master clock of the camera module. The number of pixels in the column and the row of the camera frame in (17) are indicated with C w and C h , respectively. The maximum frame rate (i.e., f ps ) of the PO4010N camera module is 30 frames per second which is achieved with a master clock of 9 MHz. A frame rate of 25 per second is achieved for the PO4010N camera module with a master clock of 7.5 MHz.
Camera Interface Module
The input channel block of the concentrator FPGA contains twenty camera interface modules. Each camera interface module is connected to a camera module. The architecture of the concentrator FPGA is shown in Fig. 13 with additional details. The camera interface module captures the pixel data (i.e., PDAT) generated by the camera module on the rising edge of the pixel clock (i.e., PCLK) upon the condition that the horizontal (i.e., HSYNC) and vertical (i.e., VSYNC) synchronization strobes are active. When a horizontal line of pixel data is received, the camera interface module signals a transmission request via the REQ strobe to the data transmit multiplexer block. Upon reception of the acknowledge of the transmission request via the ACK strobe, the camera interface module transmits the captured line of pixel data to the data transmit multiplexer block. The capture of the next line of pixel data is not halted while the previous line of pixel data is awaiting the transmission request response, or while it is transmitted to the next block. The camera interface module preambles the pixel data sent to the data multiplexer block with additional information concerning the camera number and the line number of the camera frame. These informations are used by the data multiplexer block, in a later step. The pixel data path from the camera interface module to the data multiplexer module is indicated as the DATA bus in Fig. 13 . The RDY strobe indicates the availability of a new data on the DATA bus. The camera interface module incorporates a single FPGA built-in dual-clock dual-port block RAM [20] . In addition to the temporary storage of the incoming pixel data from the camera module, the block RAM also accommodates the clock domain change from the camera module pixel clock (i.e., F cam ) to the FPGA system clock (i.e., F fpga ) [20] .
Camera Synchronization
The proper operation of the Panoptic device applications demand; that all the cameras of the Panoptic device be synchronized. Camera synchronization for the Panoptic device is achieved by guaranteeing the same frame generation rate and the same vertical and horizontal timing diagram for all the cameras. Identical frame generation rate for all the cameras of the Panoptic device is obtained by applying the same master clock to all the cameras. Identical horizontal and vertical timing diagrams for the cameras are achieved by resetting and initializing (i.e., internal register setting) all the camera modules simultaneously.
Data Transmit Multiplexer Block
The simultaneous storage of the image frames generated by the camera modules in the single-channel access SRAM segments of the FPGA boards requires time multiplexing. The data transmit multiplexer block receives the output ports of the camera interface modules as depicted in Fig.(13) . The write internal interface of the SRAM memory controller block is controlled by the data transmit multiplexer block. The SRAM controller internal write interface has a 21 bit address line (i.e., ADDR W) and a 16 bit data line (i.e., DATA W) with an additional write enable (i.e., WE) strobe. This interface provides the write access to the memory space of the SRAM segments. Only one SRAM segment is available for read access and one is avail-Camera input channel Figure 13 : Architecture of the concentrator FPGA. For the sake of clarity the camera module connections to the cameras control unit and the data link and control unit are not shown in this picture. able for write access, at any time. The selection of which SRAM segment is available for the write access is done via SEL signal strobe. The SEL signal strobe is controlled by the data transmit multiplexer block. The data transmit multiplexer block also informs the image processing and application unit block of the arrival of the new frames of the cameras through the NF signal strobe.
Data Transmission Request Servicing
The REQ strobes of the camera interface module is activated after the reception of each horizontal line of the camera image frame. The data transmit multiplexer block parses the REQ strobes of the camera interface modules in a rotary fashion. A priority-based parsing of the REQ strobes is not needed since all the camera modules are synchronized and activate their REQ strobes at the same time. Hence, as long as all the requests are acknowledged and serviced prior to the arrival of the next requests, no pixel data is lost. The required criterion for this matter is elaborated in the previous section and expressed in (15).
Camera Image Memory Storage
The memory space of the two SRAMs of the FPGA board is equally partitioned into twenty camera image segments, each having the storage size of a sixteen bit CIF image. The camera image segments are identified as CIS i for each i th camera in Fig. 13 . Pixel data of camera image frames are stored starting from the top memory position and finishing at the bottom memory position of each camera assigned image segment. Each camera interface module preambles the row pixel data sent to the data transmit multiplexer block with the camera number and the row number of the frame being transmitted. The camera number is used to select the address offset of the target image segment and the row number is used to calculate the address offset position within the camera image segment. Hence the starting address of the i th camera's j th row pixel data transfer is derived from:
where I w and I h are the image frame width and frame height sizes in terms of number of pixels. The camera's number (i.e., i) ranges from 0 to 19, and the row number (i.e., j) ranges from 0 to I h -1. The I w and I h values for a CIF camera are 352 and 288 respectively. Expression (18) is rewritten as
The address offset generation mechanism is implementable through addition of b(i) and c(j) solely. (19) is implementable with a look-up table with twenty selectable entries, each representing the address offset of a camera segment. c(j) is implementable with a counter that counts at the pace of I w and resets to zero for j=0. This is due to the fact that the row number j increments from 0 to I h -1 synchronously, for all the cameras. Hence, the update of c(j) should only occur with the arrival of the next row of pixel data.
Frame Update
The transmission of row number zero (i.e., j = 0) from the camera interface modules indicates the arrival of a new frame. Upon the arrival of a new frame the data transmit multiplexer block changes the target SRAM segment in charge of supporting the write access through the SEL strobe and informs the image processing and application unit block of the arrival of a new frame via the NF strobe.
SRAM Memory Controller Block
The SRAM memory controller block contains two zero bus turn around (ZBT) SRAM controllers which interface through an external read and write access with two 36 Mb ZBT SRAMs. This block provides an internal write access port for the data transmit block and a read access port for the image processing and application unit block. The peripheral blocks can access the memory space of the SRAM segments using these internal ports. The configuration of this block only permits the simultaneous access of one SRAM as write and the other SRAM as read. The access type can switch between the two SRAMs via the SEL strobe. For more details regarding the ZBT SRAMs and their controller design in FPGA, the reader is referred to [21] .
Image Processing and Application Unit Block
This Subsection elaborates the implementation of the omnidirectional vision construction using the Panoptic camera at the architectural level. The reference algorithm used for the implementation of the omnidirectional vision construction is based on the detection of the nearest neighboring position.
Hence the construction algorithm is limited to finding the closest camera position to each pixel direction ω and the contributing pixel position on the image frame of this camera. The hardware implementation of the latter algorithm illustrates the minimum hardware requirements for the implementation of a real-time omnidirectional vision construction system using the Panoptic camera.
Angle Generation Module
Each virtual pixel direction ω on the surface of the Panoptic camera is identifiable with a longitude angle φ ω and a latitude angle θ ω as follows ω = sin θ ω cos φ ω x + sin θ ω sin φ ω y + cos θ ω z.
The sphere surface pixelization scheme shown in Fig. 3 provides N θ latitude and N φ longitude positions. The longitude and latitude angles of each pixel direction ω in the scheme shown in Fig. 3 is derived from
The presented scheme does not yield a homogeneous density of pixel positions over the surface of the sphere. The density of pixels is higher over areas closer to the North pole. Pixelization schemes exist which provide a homogeneous distribution of pixel positions over the surface of the sphere [16] . The latter pixelization scheme is opted over other schemes due to its regularity, ease and lower cost of implementation in terms of resources.
In order to generate the pixel direction vector ω using (20) , the φ ω and θ ω angles must be generated first. Utilizing the N bit binary presentation related to π expressed in (22) and assuming that both N φ and N θ are powers of two,
with a i ∈ {0, 1}. The angles φ ω and θ ω are implementable using an accumulator for each angle. A N bit accumulator is depicted in Fig. 15(a) . The N bit incrementing index (i.e., step) of the accumulator is denoted as K in Fig. 15(a) . To generate all possible combinations of φ ω and θ ω , one accumulator is chosen to increment only when the other accumulator completes its full range cycle. This concept is illustrated in Fig. 15(b) . The φ ω and θ ω accumulators shown in Fig. 15(b) have separate incrementing indexes K φ and K θ respectively. The completion of the full range cycle of the φ ω accumulator is declared to the θ ω accumulator via an overflow detection module. The incrementing indexes K φ and K θ govern the resolution of the constructed omnidirectional vision. The highest resolution is achieved by choosing a value of one (i.e., the smallest incrementing step) for both of these indexes.
The angle generation module provides the latitude and the longitude angles of the pixel direction ω, which are denoted as PHI and THETA in Fig. 14 , to the omega vector generation module. The omega vector generation module is informed of the availability of each new angle combination via the RDY ANG strobe.
Omega Vector Generation Module
The omega vector generation module receives the φ ω and θ ω angles of pixel direction ω and generates the unit vector ω using (20) . Utilization of trigonometric functions sin(2πx) and cos(2πx) is mandatory for the calculation of the ω vector from φ ω and θ ω angles. The implementation of trigonometric functions of sine and cosine have been the focus of the direct digital frequency synthesizers (i.e., DDFS) for the past decades. Hence many algorithms have been developed for the purpose of the implementation of the basic trigonometric functions. Look up table (LUT) based algorithms [22] , the CORDIC algorithm [23] - [24] and polynomial approximation based algorithms [25] are the major categories in this field. The selection of an algorithm for the implementation of the sine and cosine calculator (i.e., SCC) module is arbitrary and dependent on system requirements such as performance and available resources in the target platform. 
Hence, rewriting (20) yields:
Thus, two multiplication operations in (20) are reduced to one addition and one subtraction operation in (23) . The second approach applies resource sharing by using one SCC module and a finite state machine (i.e., FSM) to generate all the x, y and z components of the ω vector. The SCC module calculates the sine and cosine of an angle at the same time. The following angle combinations are inputed to the SCC module: (θ ω + φ ω ), (θ ω − φ ω ) and θ ω , then the respective sine and cosine outputs from the SCC modules are reordered and combined according to (24) . The aforementioned concept is illustrated in Fig. 16(a) . The omega generation module passes out the calculated ω vector denoted as OMEGA VEC in Fig. 14 to the maximum search module. The advent of a new ω vector is declared via the OMG RDY strobe.
Maximum Search Module
The task of the maximum search module is to find the nearest camera position to the pixel direction ω. This task is accomplished by selecting the camera position for which the t vector's dot product with ω is larger than cos( α 2 ) and maximum. The maximum search module contains three submodules as shown in Fig. 16(b) . The dot product submodule conducts the dot product operation of two vectors, each having three x, y and z components. The dot product operation is implementable with three signed multiplier and two adder units. The t vector component values of the cameras are stored in a look-up table (LUT). The search unit submodule provides all the address indexes of the LUT via the ADDRESS bus shown in Fig. 16(b) , to conduct the dot products of all the cameras t vectors with the newly presented ω vector. At the same time, the maximum dot product value and the camera index which is the closest camera to the ω is obtained. The search unit submodule hands over the maximum dot product value, the closest camera index and the ω vector, which are denoted as MAX OMG T, MAX INDEX and OMG VEC in Fig. 16(b) , to the pixel position generation module. The transmission of a new output from this submodule is declared via the MAX RDY strobe.
Pixel Position Generation Module
The pixel position generation module extracts the pixel position corresponding to the pixel direction ω on the image frame of the camera which is closest to vector ω. The pixel position on the image frame of an observing camera in direction ω is obtained by (8) . Hence, the implementation of (8) is desired. Fig. 17 depicts a block diagram for the implementation of the pixel position generation module. Both fraction terms in (8) contain a division of two vectors dot products, followed by multiplication by a constant (i.e., the focal length of the camera). The numerator of the fractions in (8) are calculated by two dot product submodules. The first input vector of the two dot product submodules are stored in two LUTs containing the u and v vectors of the cameras. The MAX INDEX input coming from the maximum search module is used to address these LUTs. The second input of the dot product submodules is the ω vector. The The latter concept is illustrated in Fig. 17 . The generated two-dimensional position indexes X u and X v are transformed to a one-dimensional domain address presentation through an address resolver submodule. This transformation is required since the image data of the camera are stored in a single array SRAM memory. The output of the address resolver submodule is aggregated with the address offset of the camera segment closest to the pixel direction ω. The address offset of the camera segments maintained in the external SRAM memories are stored in a LUT. The addition in the last stage yields the address location of the pixel position of interest in the external SRAM memory. This address is passed to the SRAM memory controller for the retrieval of the target pixel position data.
Pixel Transfer Module
The pixel transfer module receives the incoming data from the SRAM memory controller which is addressed by the pixel position generation module.
To accommodate the scalability of the system, this module preambles the pixel data with the maximum ω t . This information is used by the central FPGA. The pixel transfer module hands over its data to the data link and control unit through the PDAT bus, as shown in Fig. 14 . The data link and Table  3 . The omega vector generation module of the implemented design uses a LUT based SSC block.
A two-layer based FPGA platform for the 7-floor Panoptic camera is shown in Fig. 18 . The Panoptic camera shown in Fig. 18 setup includes thirty cameras. Two of the FPGA boards act as concentrators and one FPGA board functions as the central unit. The FPGA boards are connected via high speed LVDS links. Each line of the LVDS link has a 500 Mb/s transmission capacity.
Calibration
The reconstruction method described in Section 3, and the subsequent hardware realizations described in the next sections assume a perfect knowledge of intrinsic camera parameters such a AOV, lens distortion, focal length, intensity dynamics, as well as extrinsic camera parameters including camera localizations and orientations on the surface of the hemisphere.
The fabricated Panoptic camera shown in Fig. 2 intrinsically minimizes errors of extrinsic parameters as a benefit of the digital machining of a rigid aluminum structure. The use of identical CMOS cameras in all Panoptic facets target the same goal. Nevertheless, a good estimation of the discrepancy between the theoretical and the actual camera intrinsic and extrinsic configuration is mandatory. 
Intrinsic Calibration
Intrinsic camera parameters are necessary to explain the vision of one camera. These characterize the mapping between a 3-D scene and the observed 2-D plane and are split into two classes. The first class is dedicated to the linear homography, that is, the 3×4 camera matrix mapping of 3-D points in (homogeneous) coordinates into 2-D (homogeneous) pixel coordinates [12] . The second class models the non-linear mapping effects such as the lens distortion. The reader is referred to [12] for more details of the theoretical estimation of these parameters.
For practical purposes, these parameters are extracted using the "Camera Calibration Toolbox for Matlab" from [26] . For each camera intrinsic calibration, this toolbox uses the vision of one flat checkerboard pattern of known size presented under different orientations.
Extrinsic Calibration
The toolbox [26] is also used to accurately determine the true extrinsic parameters of each camera c i on the surface of the Panoptic sphere, which corresponds to the estimation of the camera center c i and of the three vectors ( t i , u i , v i ) described in Section 3.1.
The position of one camera relatively to one other is dertermined, provided that both observe the same checkerboard pattern and that their intrinsic parameters have previously been calibrated. The intrinsic calibration of the camera matrix provides knowledge of the mapping between the coordinate system of one camera, i.e., the one determined by the camera focal point (origin) c and the vectors set { t, u, v}, and a coordinate system defined on the checkerboard plane. As depicted in Fig. 19 , it is for instance possible to jump from the coordinate system of one camera F 1 to that of the checkerboard plane F p , and similarly from F 2 to F p . Therefore, using the inverse mapping from F p to F 2 , every point or vector expressed in the coordinate system of F 1 can be described in F 2 . A fortiori, this representation in F 2 is therefore also available for the vectors { c 1 , t 1 , u 1 , v 1 }.
The full extrinsic calibration of the Panoptic device consists of, i) arbitrarily considering one camera coordinate system as the fundamental system (e.g., the North pole camera c 0 ), and ii) estimating the change of coordinate system between neighboring cameras thanks to the simultaneous observation of checkerboard planes between pair of neighboring cameras.
In the end of the process, working by overlapping camera neighborhood, the coordinates of the four vectors { c i , t i , u i , v i } for each camera c i are expressed in the common North pole frame { c 0 , t 0 , u 0 , v 0 }.
Results
The omnidirectional view construction examples achieved by the Panoptic device whose internal parameters are given in Section 2.4 are presented in this section. A subset of 30 cameras among the 104 available physical locations are connected, to suppport mechanical constaints. All cameras shall be connected in future prototypes. This subset is selected to keep the camera arrangement in close agreement with the configuration reached with N flo = 3 (for which N cam = 30). According to Fig. 9(b) and considering α = 66
• , a full-view coverage distance close to R FCD ≃ 3 r ⊙ is induced. The Panoptic device has been calibrated with the procedure described in Section 7. In all experiments presented in the following, the virtual omnidirectional views have a pixel resolution equal to N φ × N θ = 1024 × 307.
The first experiment has been realized from data recorded in a Classroom of the Swiss Federal Institute of Technology (EPFL, auditorium ELA2). The Panoptic device is placed on a desk located in the middle of the classroom foreground. Images of all cameras have been integrated to provide an omnidirectional view in the hemisphere center ( q = 0). To this aim, the construction scheme described in Section 3 has been used. The result of the omnidirectional view mapped on the sphere of direction is depicted in Fig. 21 . The scene is correctly constructed. Some intensity discontinuities occurring close to the Voronoi diagram boundaries are mainly due to the intensity dynamic of each camera which is not perfectly calibrated.
In the second experiment presented in Fig. 20 , two "off-center" omnidirectional views are constructed in order to demonstrate the 3-D capability of the device. The two centers are q = ( 1 2 r ⊙ , 0, 0) ( Fig. 20(a) ) and q = (− 1 2 r ⊙ , 0, 0) (Fig. 20(b) ). The Panoptic device is oriented with the x axis pointing towards the classroom blackboard (bottom center of each image) in the reference frame { o, x, y, z}. The difference of the two images is presented in Fig. 20(c) which highlights the intensity discrepancies. No change is observed in the x direction (blackboard center in the bottom middle of each image), while peripheral object motions caused by different point of views provide high intensity variations along object boundaries.
Conclusion and Future Work
This paper presents the theoretical analysis, the algorithmic derivations and the hardware implementation of a real-time omnidirectional camera with three-dimensional image acquisition capability. The systems is conceived in a modular manner, and the hardware resources can be adapted to carry out a wide range of image and video processing algorithms, thereby enabling the development of application-specific systems as well as consumer products.
The major focus of this literature is the omnidirectional vision construction using the Panoptic camera. Future work related to the Panoptic device focuses on real-time depth map estimation, 3-D cinematography, and distributed parallel implementation of the Panoptic system in an interconnected network of cameras setup.
